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A fully integrated CMOS tunable image-rejection low-noise amplifier (IRLNA) has been designed using Silterra’s industry standard
0.18 μm RF CMOS process. The notch filter is designed using an active inductor. Measurement results show that the notch filter
designed using active inductor contributes additional 1.19 dB to the noise figure of the low-noise amplifier (LNA). A better result
is possible if the active inductor is optimized. Since active inductors require less die area, the die area occupied by the IRLNA is
not significantly different from a conventional LNA, which was designed for comparison. The proposed IRLNA exhibits S21 of
11.8 dB, S11 of −17.8 dB, S22 of −10.7 dB, and input 1 dB compression point of −12 dBm at 3 GHz
Copyright © 2008 Ler Chun Lee et al. This is an open access article distributed under the Creative Commons Attribution License,
which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
1. INTRODUCTION
Recently, direct-conversion and low-intermediate frequency
(low-IF) receivers have become highly popular choices in
RFIC since they avoid the need for expensive external pas-
sive components such as surface-acoustic wave (SAW) fil-
ters for image rejection. Unfortunately, serious problems
do exist for direct-conversion and low-IF receivers. The
direct-conversion receiver is very sensitive to DC offset and
low-frequency interference signals. Since IF of the direct-
conversion receiver is zero, there is a little doubt that flicker
noise will produce a maximum negative effect in direct-
conversion receivers. A low-IF receiver has many of the at-
tributes of a direct-conversion receiver but has lower sensi-
tivity to DC offsets and flicker noise. However, the image re-
jection problem reappears [1].
The superheterodyne receiver is the most widely used re-
ceiver front-end architecture and exhibits good RF perfor-
mance. Proper image signal filtering is required. This can be
done by using external SAW filters. The drawbacks of using
SAW filters are increased cost and device size [2]. To over-
come these problems, recent research has focused on IRLNA
that uses a notch filter to reject the image signals [3–6].
Unlike on-chip spiral inductors, active inductors have
smaller die area, larger inductance, higher-quality factor (Q),
tunable inductance, and Q. The Q of the spiral inductor
is usually low, this being due to the wiring and substrate
losses. Unfortunately, active inductors have poor noise per-
formance, poor linearity, and higher-power dissipation, and
are more sensitive to process, voltage supply, and tempera-
ture (PVT) variation compared to spiral inductors.
The paper is organized as follows: Section 2 introduces
the concept and design of active inductors. Section 3 dis-
cusses several popular types of IRLNA that have been re-
ported in the literature. The proposed IRLNA designed using
an active inductor is presented in Section 4, with measure-
ment results. Section 5 concludes the paper.
2. ACTIVE INDUCTOR CIRCUIT DESIGN
Active inductor is an attractive alternative to low-Q on-chip
spiral inductors. For monolithic RFIC applications, the de-
sign of the active inductor using gyrator is best described in
Figure 1(a). g1, g2, C1, and C2 are parasitic conductance and
capacitance, respectively. Gm1 and Gm2 represent transcon-
ductors and are connected back-to-back to form a gyrator.
The input admittance of the gyrator circuit, Yin, is shown as
follows:
Yin = 1
Zin
= g1 + sC1 + Gm1Gm2
sC2 + g2
. (1)
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Figure 1: (a) Active inductor for RFIC applications; (b) simplified
model for active inductor.
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Figure 2: Simplified circuit diagram of the active inductor used in
this design.
The third item in (1) behaves as an inductor with resistive
loss. Based on (1), the active inductor can be modeled as a
resonator as shown in Figure 1(b), where
L = C2
Gm1Gm2
, rs = g2
Gm1Gm2
. (2)
The active inductor proposed in [7] was used in this de-
sign. The simplified circuit design of the active inductor is
shown in Figure 2. According to [7], if gm1 ≈ gm2 >> g2, then
Gm1(s) ≈ 0.5gm11 + s(Cgs1 + C3
)
/
(
gm1 + gm2 + g3
) , (3)
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Figure 3: IRLNA with (a) second-order active notch filter and (b)
third-order active notch filter.
where g3 and C3 are the parasitic conductance and capaci-
tance at node 3, respectively. The input admittance, Yin in
Figure 2, can be calculated from (1) and (3) as follows:
Yin = sC1 + g1 + Z−1s ,
Zs ≈
sC2 +
[
g2 −
(
ω2C2
(
Cgs1 + C3
)
/
(
gm1 + gm2 + g3
))]
0.5gm1gm3
.
(4)
From (4), the inductance can be tuned by varying C2,
while Q of the active inductor can be tuned by varying C3.
Hence, two varactors are added at node 2 and node 3 for in-
ductance and Q tuning, respectively.
3. OVERVIEW OF EXISTING IRLNA DESIGN
3.1. Second- and third-order active notch filters
The first fully integrated IRLNA using a second-order active
filter was introduced in [8] using 0.5 μm bipolar technol-
ogy with 25 GHz transit frequency. The second-order active
notch filter is based on a series LC resonator that resonates
at the image frequency. Figure 3(a) shows the cascade LNA
Ler Chun Lee et al. 3
Passive notch filter
Vin
Vbias
M7
M8
C5
CV1 L2
Figure 4: CMOS IRLNA with third-order passive notch filter.
with thesecond-order active filter. The input impedance of
the second-order active notch filter is given by [8]
Zin = sL f 1 + 1
sCπ
+
1
sC f 1
+ Rind + rbb − gm
ω2CπCf 1
, (5)
where Cπ , gm, and rbb are the emitter-base capacitance,
transconductance, and base resistance of Q3. Rind is the re-
sistive loss of the inductor. At image frequency, the input
impedance of the active notch filter becomes minimum. That
will decrease the gain of the LNA. However, the notch filter
might have negative impact on the LNA because the input
impedance of the second-order active notch filter might be
lower than the case without the filter. The power gain and
noise figure of the IRLNA will degrade due to the signal loss.
To overcome the limitation of the IRLNA proposed in
[8], a CMOS third-order active notch filter has been pro-
posed in [5], as shown in Figure 3(b). Assuming that all the
parasitic components are cancelled, the input impedance of
the active notch filter now can be expressed as follows [5]:
Zin =
s2L f 2Ceq + 1
s
(
s2CttL f 2Ceq + Ctt + Ceq
) , (6)
where Ctt = C4 + Cgs4 and C−1eq = C−1gs4 + C−1f 2 .
From (6), the active notch filter proposed in [5] can
have high impedance at the wanted signal frequency and low
impedance at the image signal frequency.
3.2. Third-order passive notch filter
Third-order passive notch filter technique was proposed in
[3] for CMOS IRLNA, as shown in Figure 4. The input
impedance of the passive notch filter as given by [3] is the
following:
Zin = L2
(
Cv1 + C5
)
s2 + 1
Cv1C5L2s3 + C5s
. (7)
Similar to the notch filter proposed in [5], the pas-
sive notch filter shown in Figure 4 has low and high input
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Figure 5: Complete schematic for the proposed IRLNA.
impedance at image signal frequency and wanted signal fre-
quency, respectively. Since CMOS spiral inductors usually
have very low Q, a cross-connected differential transistor pair
has been used as a negative impedance circuit to increase Q
of the notch filter. The notch frequency tuning of the IRLNA
can be done by using varactor Cv1.
4. PROPOSED IRLNA USING ACTIVE INDUCTOR
Since spiral inductors consume large die area compared to
active devices, the use of active inductor to replace spiral in-
ductor becomes an attractive choice for notch filters. Cir-
cuit diagram of the proposed IRLNA using active inductor
is shown in Figure 5. The spiral inductor in the notch filter
in Figure 4 has been replaced by an active inductor. Since
the notch frequency of the image-rejection notch filter can
be tuned by the active inductor, the varactor in Figure 4 can
be eliminated. If the Q of the active inductor is high enough,
the input impedance of the notch filter shown in Figure 5 is
approximated by (7).
The wanted signal frequency and image signal frequency
are located at
fwanted = ± 1
2π
√
LC1
,
fimage = ± 1
2π
√
L
(
C1 + Cs1
) .
(8)
The active inductor shown in Figure 2 is used to imple-
ment our proposed IRLNA. The active die area for the ac-
tive inductor including DC biasing circuits is 70 × 162 μm2,
which is much smaller than a spiral inductor that typically
requires 300 × 300 μm2. As mentioned in Section 2, two
NMOSs in N-well varactors were added at node 2 and node
3 for inductance and Q tuning, respectively. The proposed
IRLNA adopts popular source-degenerated LNA architecture
for low-noise, which is shown in Figure 5. An extra capac-
itor Cex together with Lg and Ls is used to obtain power-
constrained simultaneous noise and input matching [5].
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Figure 6: Die micrograph for (a) proposed IRLNA and (b) LNA.
As mentioned before, Cs1 together with the active induc-
tor forms a third-order notch filter for image rejection. All
the devices shown in Figure 5 are implemented on-chip.
The proposed IRLNA was fabricated using Silterra’s
0.18 μm industry standard RF CMOS process. For compar-
ison, an LNA identical to the proposed IRLNA but without
notch filter was included in the fabrication. The die micro-
graph of the LNA and IRLNA is shown in Figure 6. All the
DC, S-parameters, and noise figure measurements were per-
formed on wafer using Cascade Microtech’s RF probe station
with GSG Infinity probes. Due to the DC biasing startup cir-
cuit problem, the actual DC biasing active inductor is differ-
ent from the predicted value. Current sources located at node
1 and node 2 of the active inductor operate in linear region
and this lowers Q of the active inductor. Measured Q of the
active inductor returns a value of around 5 to 8, and this is
lower than the expected value. The low-Q active inductor has
a negative impact on the gain and noise performance of the
IRLNA.
S-parameters of the IRLNA and LNA are shown in Fig-
ures 7 and 8. As can be observed from Figure 7, the notch
filter designed using active inductor can provide additional
8.25 dB image rejection at 1.42 GHz. An active inductor with
higher Q would further improve the image-rejection of the
notch filter. A comparison between the performance of the
proposed IRLNA and the LNA is shown in Table 1. S21 of
the proposed IRLNA is 2.8 dB lower than the LNA, which is
mainly due to the low-Q active inductor.
In Table 1, the noise figures (NFs) of the LNA and IRLNA
are much higher than simulation results. The excess noise
is contributed from the losses of Cascade Microtech high-
frequency cable and GSG Infinity probe that precede the LNA
and IRLNA. The calibration of the noise figure analyzer is
unable to remove these losses. Further experiments showed
that the Cascade Microtech high-frequency cable has addi-
tional loss around 1.3 dB compared to Agilent coaxial cable
11500F. Hence, it is reasonable to estimate that the loss pre-
ceding the LNA, including the input GSG Infinity probe, is
at least 2 dB. In addition, system port mismatch due to the
on-wafer NF measurement will further increase the uncer-
tainties of the NF measurement [9]. Besides that, there is ad-
ditional noise probably contributed by the DC power supply
itself. Adding a large capacitor between VDD and ground can
reduce that problem.
However, comparing noise factor difference (Fdifference)
between IRLNA and LNA, the measured Fdifference (after de-
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Figure 7: S21 of LNA and proposed IRLNA.
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Figure 8: S11 and S22 of LNA and proposed IRLNA.
embedding) is 56% higher than simulation results. The dis-
crepancy of Fdifference between measurement and simulation
may be due to several factors mentioned below.
(a) Low-Q active inductor (due to the DC biasing circuit)
results in lower gain of the LNA at the operating fre-
quency. This can be observed from S21 of the LNA and
IRLNA shown in Table 1. IRLNA’s NF increases due to
the lower gain.
(b) Actual losses preceding the LNA in the NF measure-
ment system are more than 2 dB if all the losses (e.g.,
adapter loss and input port mismatch) are taken into
consideration. Discrepancy of Fdifference in measure-
ment and simulation will be smaller if all the losses
preceding LNA are considered.
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Table 1: Comparison between proposed IRLNA and LNA.
Parameters Proposed IRLNA LNA
Operating frequency 3.06 GHz 3.16 GHz
S11 −17.8 dB −30.7 dB
S21 11.8 dB 14.6 dB
S12 −29.2 dB −21.5 dB
S22 −10.7 dB −15.4 dB
Noise figure (NF)
Simulation 2.73 dB 1.44 dB
Measurement 6.95 dB 5.76 dB
Measurement∗ 4.95 dB 3.76 dB
Noise factor (F)
Simulation 1.87 1.39
Measurement 4.95 3.77
Measurement∗ 3.13 2.38
1 dB compression point −12 dBm −15 dBm
Image-rejection (filter only) 8.25 dB —
Image-rejection tuning range 1.25–1.49 GHz —
Power dissipation 11 mW 7.2 mW
∗
Worst case estimated noise figures after de-embedding losses from cable and GSG Infinity probe. Actual noise figures will be better.
(c) Noise contributed from the active inductor is under-
estimated. Short-channel NMOS devices contribute
more thermal noise than the value predicted by
long-channel theory [10]. Long-channel thermal noise
equation was used in the simulation.
Thanks to the active inductor, the actual die area occu-
pied by the proposed IRLNA isapproximately the same as the
LNA.
Besides noise performance, sensitivity of the active in-
ductor to PVT variations is also a very important design chal-
lenge that needs to be considered. gm of the MOSFET is the
most sensitive parameter to PVT variations in the active in-
ductor. A wider notch frequency tuning range can overcome
PVT variations. Some applications like HIPERLAN require
a tuning range of 150 MHz, whereas 802.11a requires tuning
range of 675 MHz to cover the desired frequency band [1, 3].
The tuning range of the active inductor notch filter in this
paper is limited by the varactor tuning range. A higher tun-
ing range could be obtained by tuning MOSFET’s gm, rather
than using varactors. The tuning range (Lmax/Lmin) of active
inductors can reach more than 10 : 1 [11], which is sufficient
to cover all the desired frequency bands and PVT variations.
5. CONCLUSION
Although the active inductor is noisy and has limited dy-
namic range compared to spiral inductors, in this paper we
show that it is usable for IRLNA design. With proper design,
the noise contribution from the active inductor can be re-
duced to its minimum level. Further improvements are still
in progress, which aim to reduce the active inductor’s noise
contribution, power dissipation, and increase its frequency
tuning range to compensate PVT variations.
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